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Abstract—This paper presents low power dissipation, low phase 
noise ring oscillators (ROs) based on Semiconductor 
Manufacturing International Corporation (SMIC) 0.18μm 
CMOS technology at liquid helium temperature (LHT). First, 
the characterization and modelling of CMOS at LHT are 
presented. The temperature-dependent device parameters are 
revised and the model then shows good agreement with the 
measurement results. The ring oscillator is then designed with 
energy efficiency optimization by application of forward body 
biasing (FBB). FBB is proposed to compensate for the threshold 
voltage (VTH) shift to preserve the benefits of the enhancement 
of the carrier mobility at 4.2K. The delay per stage (τp), the static 
current (ISTAT), the dynamic current (IDYN), the power 
dissipation (P) and the phase noise (L(foff)) are analyzed at both 
298 K and 4.2 K, with and without FBB. The performance of the 
designed RO in terms of speed (τp=179ps), static current 
(23.55nA/stage), power dissipation (2.13μW) and phase noise (-
177.57dBc/Hz@1MHz) can be achieved at 4.2K with the supply 
voltage (VDD) reduced to 0.9V. 
Keywords: cryo-CMOS; ring oscillator; power efficiency 
optimization 
I.  INTRODUCTION 
With the development of quantum computing, the wiring 
requirements between the cryogenic quantum processor and 
the room temperature (RT) read-out controller can be both 
expensive and unreliable [1]. As an alternative, a cryogenic 
electronic interface that consists of control, interaction and 
read-out stages has been proposed. Cryogenic CMOS 
technology (cryo-CMOS) offers a scalable solution for 
quantum device interface fabrication [2]. The characteristics 
of metal-oxide semiconductor field-effect transistors 
(MOSFETs) change because of freeze-out effect, thus 
stimulating a requirement for a revised SPICE model of these 
devices and circuit designs to be developed for use at 
cryogenic temperatures. 
 Therefore, this paper describes a study of the 
characterization of SMIC 0.18μm CMOS ROs down to 4.2K. 
Characterization and modelling of MOSFETs are performed. 
The RO performance in terms of delay per stage (τp), static 
current (ISTAT), dynamic current (IDYN), power dissipation (P) 
and phase noise (L(foff)) is studied at both 298K and 4.2K for 
VDD ranging from 0.9V to 1.8V. Cryogenic effects on the RO 
performance are studied with and without FBB. The ROs have 
lower phase noise at 4.2K than at room temperature, while the 
phase noise would slightly increase as the FBB is applied. It 
is demonstrated that VDD can be reduced down to 0.9V by 
appropriate application of body biasing while maintaining an 
ultralow total power dissipation. In addition, the application 
of FBB takes advantage of both equivalent speed and lower 
power dissipation at the low-VDD case, compared to the case 
of high-VDD. 
TABLE I. SUMMARY OF CHARACTERIZED DEVICES 
Device Size Thin-oxide (3.87nm) NMOS/PMOS 
 
SMIC  
0.18 μm 
technology 
W(μm) L(μm) 
0.22 0.18 
10 10 
10 0.6 
10 0.2 
10 0.18 
10 0.16 
 
 
Figure 1 Device measurement and modelling, device size W/L=10μm /0.16μm. (a,b) IDS-VGS curves (a) and IDS-VDS (b) at RT (solid lines) and LHT (dashed 
lines); (c,d) Modelling (solid lines) and measurements (dashed lines) of at LHT  
 
 
II. CMOS DEVICE MODELLING 
The measurements of the CMOS transistors were 
performed using thin-oxide (3.87 nm) SMIC 0.18μm 
technology and for a wide range of feature sizes (TABEL I). 
All electrical measurements were performed using an Agilent 
B1500A semiconductor device analyzer. The cryogenic 
measurements were performed in the liquid helium Dewar. 
The most noticeable irregularity in the drain-source current-
voltage (IDS-VDS) characteristics (Fig.1b) is the kink that 
occurs in the mid- VDS range at 4.2K. This phenomenon is 
ascribed to the self-polarization of the bulk at cryogenic 
temperatures [3]. In this paper, temperature-dependent 
parameter extraction and a sub-circuit model were applied to 
eliminate the deviations between the RT BSIM3 model and 
the measured values [4,5]. The extraction procedure was 
performed using BsimProPlus and model revision was 
performed using Matlab. As shown in Fig.1, good agreement 
with the measurements was achieved for devices operating at 
LHT. Significant optimization of the BSIM3 model thus been 
achieved. 
III. CIRCUIT DESCRIPTION 
The gate width/length of both NMOS and PMOS 
transistors are 0.22μm/0.18μm. The layout of RO is shown 
schematically in Fig. 2a, while Fig. 2b shows a schematic of 
the single inverter stage composed of NMOS and PMOS 
transistors. The RO consists of 101 identical stages combined 
with an enabling two-way AND gate. The parameters and 
measurements protocols are listed in Table II. 
 
 
Figure 2 Schematic of 101-stages RO circuit (a) and single inverter stage (b). 
 
The impulse sensitivity function (ISF) is introduced to 
describe the sensitivity of every point of the wave form to a 
perturbation in single-ended ring oscillators [6] and the single-
sideband phase-noise spectrum due to a white-noise current 
source is given by [7] 
𝐿{𝑓𝑜𝑓𝑓} =
𝑟𝑚𝑠
2
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where 𝑟𝑚𝑠 is the root mean square (RMS) value of the ISF, 
𝑖𝑛
2/∆𝑓 the single-sideband power spectral density of the noise 
current source, 𝑞𝑚𝑎𝑥 given by the relation 𝑞𝑚𝑎𝑥 = 𝐶𝐿𝑉𝐷𝐷 , 𝑓𝑜𝑓𝑓 
the frequency offset from the carrier.  
According to [6], the approximate expression for 𝑟𝑚𝑠 is 
obtained: 
𝑟𝑚𝑠 = √
2𝜋2
3𝜂3
1
𝑁1.5
                     (2) 
where 𝜂 is a proportionality constant, which is typically close 
to one and N is the number of stages of RO. 
For single-ended N-stages CMOS ring oscillators, 
assuming that the thermal noise sources of every inverter are 
uncorrelated and that the waveform (hence the ISF) of all 
nodes are the same except for a phase-shift, the total phase 
noise is N times the value given by (1). Taking only these 
inevitable noise sources into account, the expression for phase 
noise is given by [6]: 
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where 𝜅 is the Boltzmann constant, 𝑇 the temperature, 𝑉𝐷𝐷 the 
operating voltage, 𝑓0 the frequency of RO, 𝑃 the total power 
dissipation, 𝑉𝑐ℎ𝑎𝑟 the characteristic voltage of the device.  
The total power dissipation 𝑃 is approximately given by 
𝑃 = 2𝜂𝑁𝑉𝐷𝐷𝑞𝑚𝑎𝑥𝑓0                   (4) 
For short-channel mode of operation, the 𝑉𝑐ℎ𝑎𝑟 is defined 
as 
𝑉𝑐ℎ𝑎𝑟 =
𝐸𝑐𝐿
𝛾
                      (5) 
where 𝐸𝑐 is defined as the value of electric field resulting 
in half the carrier velocity expected from low field mobility, 𝐿 
is the gate-length and 𝛾  is 2/3 for long-channel devices in 
saturation region and 2~3 times greater for the case of short-
channel devices. Note the absence of any dependency on the 
number of stages in (3). 
 
TABLE II. RO PARAMETERS, UNITS, DESCRIPTION, AND THE 
MEASUREMENT PROTOCOL 
Parameter Unit Description Measurement 
protocol 
f Hz RO frequency VENB=VDD, VCC=1V 
and measure OUT. 
τp ps RO delay per 
stage 
=1/( fⅹ2ⅹN) 
ISTAT pA/stage Static current per 
stage in non-
oscillating 
state 
VENB= VCC=GND 
and measure OUT. 
IDYN nA/stage Dynamic current 
per stage in 
oscillating 
state 
VENB=VDD, 
VCC=GND and 
measure OUT 
P μW Total Power 
dissipation 
=( IDYN- ISTAT)ⅹVDD 
L(foff) dBc/Hz Phase noise Equation (3) 
IV. SIMULATION RESULTS 
The static current per stage generated by leakage from the 
supply to ground of the 101-stages RO is shown in Table 2 for 
a set of VDD. The static current (and thus the static power 
consumption) shows a significant decrease with temperature 
decreases. The delay per stage of CMOS inverter is given 
approximately by τp=CLⅹVDD/IEFF, where IEFF is the effective 
current [8] and CL is the load capacitance, which includes the 
inversion capacitance, the parasitic capacitance and the wiring 
capacitance between the two stages. Reducing power 
dissipation by reducing the value of VDD degrades the speed 
of RO, as shown in Fig. 3.  
The mobility of transistor is strongly enhanced because of 
the reduction in carrier scattering due to lattice vibrations [4] 
and should thus lead to a smaller τp at LHT for a given VDD. 
However, the RO suffers a significant reduction in operating 
speed, as shown in Fig.3a. This increase in the delay per stage 
is ascribed to the VTH shift (Fig. 1a) that occurs at LHT for 
both NMOS and PMOS transistors. It should be noted that the 
load capacitance is weakly dependent on temperature and is a 
minor reason for the speed change of RO [8].  Body biasing 
was used to compensate the VTH shift to preserve the benefit 
of higher carrier mobility. On reduction of temperature from 
RT to 4.2K, the delay per stage shows significant reductions 
by 75.68% at VDD=0.9V, 66.33% at VDD=1.2V, 56.04% at 
VDD=1.5V, 48.49% at VDD=1.8V. The τp of RO is 
100.66ps@VDD=1.3V with FBB (VN/VP=1.1V/-0.6V) and is 
100.11ps@VDD=1.5V without FBB, while the total power 
dissipation P=6.96μW and 9.68μW respectively. Equivalent 
speed is achieved by applying FBB while the power 
consumption is reduced. Note that the result can be optimized 
by adjusting the values of FBB. Application of body biasing 
thus results in significant τp gain especially at low supply 
voltages, but cause a slight increase in the power dissipation, 
as shown in Fig. 3 and Fig. 4. 
 
Figure 3. Comparison of ring oscillator performance at room temperature 
and 4.2K with and without body biasing (VN/VP=1.1V/-0.6V): (a) 
comparison of energy delay per stage; (b) comparison of total power 
dissipation. 
 
Figure 4. Power dissipation increase and relative enhancement of τp 
 
Fig. 4 shows the relative enhancement of τp and the 
increased total power dissipation with and without FBB for a 
set of values. The RO performance in terms of τp, IDYN, ISTAT, 
P and L(foff) (at a frequency offset of 1MHz) as 
measured/calculated at 4.2K and 298K with and without FBB 
is summarized in Table III. The phase noise decreases 
approximately 25dBc/Hz at 4.2K when compared to that at 
RT for different VDD and increases slightly when FBB is 
applied. 
 
TABLE III. COMPARISON OF RO PERFORMANCE AT 298K AND 4.2K 
BETWEEN THE CASES WITH AND WITHOUT FBB 
 
T 
(K) 
 
VD
D 
(V) 
Without 
FBB 
 
τp 
(ps) 
IDYN 
(nA/stage) 
 
 
ISTAT 
(fA/stage) 
 
P 
(μW) 
 
L(foff) 
(dBc/Hz) with 
FBB 
VN/VP 
(V/V) 
 
298 
0.9  64.80 9.23 2907 0.84 -154.65 
1.2  46.14 13.31 40594 1.61 -153.17 
1.5  44.00 14.29 63208 2.15 -152.97 
1.8  13.16 14.46 77089 2.61 -152.88 
 
 
 
4.2 
0.9  266.44 16.04 0.10 1.46 -179.30 
1.1/-0.6 179.17 23.55 0.16 2.14 -177.57 
1.2  137.06 41.87 0.13 5.07 -176.41 
1.1/-0.6 110.92 45.94 0.19 5.57 -175.49 
1.5  100.11 63.87 0.17 9.68 -175.05 
1.1/-0.6 87.56 73.28 0.22 11.10 -174.46 
1.8  83.79 87.66 0.20 15.94 -174.27 
1.1/-0.6 76.66 99.02 0.26 18.00 -173.89 
 
V. CONCLUSION 
This paper describes the electrical characterization of 
SMIC 0.18μm CMOS ROs at temperatures down to 4.2K. It 
is demonstrated that by appropriate application of the FBB, 
benefit in terms of both speed and power dissipation can be 
derived at low supply voltage of VDD=0.9V. The speed of the 
designed RO is significantly optimised with a small increase 
in power consumption. Very small power dissipation of 
2.13μW with τp=179ps and phase noise =-
177.57dBc/Hz@1MHz for VDD=0.9V are achieved at 4.2K. 
The results indicate the applicability of body biasing to the 
design of power-efficient peripheral circuits for large scale 
quantum computing. 
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